




Nines
Photovoltaics


Patterning of silicon layers using a highly selective, single-sided, Gas Phase Process.

Laurent Clochard ⁽¹⁾, **Paul Tierney** ⁽³⁾, **Fiacre Rougieux**, & **Yalun Cai** ⁽⁴⁾ ,
Thorsten Dullweber⁽⁵⁾, **Yevgeniya Larionova**⁽⁵⁾

- 1) Nines Photovoltaics, Dublin, Ireland l.clochard@nines-pv.com
- 2) Technical University Dublin (TUD), Ireland
- 4) UNSW, Australia
- 5) ISFH, Hamelin, Germany



- SME Founded in 2010, Based in Dublin, Ireland
- Innovative, R&D focus, European innovation
- Equipment + process development
- Small , focussed team
- **Atmospheric Pressure gas-phase Etching** for the PV market
- Financed through Private investments & EU funds



Supported by




InnoEnergy

www.innoenergy.com


Why Gas-phase etch ?

The problem - for Multi Gw scale

WET ETCH MATCH TOOL



- X-Large
- Manufacturing: ~1/3 of factory
- Power HUNGRY ! > 300 kW /GW
- Large CO₂ footprint from tool & HVAC



The problem - for Multi Gw scale - WATER

5 GW integrated TOPCON
= 200m³/hr
~ 5,000 m³ /day of Water

~ 2 Olympic swimming pools a day !!

Water outage shutdowns can cost ~ €1.9 M/week
Source: Circular water strategies in Solar cells manufacturing - Solar Energy 273 (2024) 112536



ADE multi-GW PRODUCTION TOOLS




M10 : 24,000 wph



ADE-3000
Single Side Etch Series
Dry Etching equipment for High efficiency solar cell




ADE SS Poly-Etch - 5 Gw Tool Offer - M10




- ADE SS Poly-Etch - 24,000 Wfr/hr
- 3 Tools ~5 Gw
- Inline, cassette to cassette; modular configurations



ADE-6000-SS Poly-Etch	
Footprint	12 m ² (6m ² without loaders)
Configuration	8 lanes - M10 wafers
Throughput	24,000 wafers per hour



- Next generation cells require patterning
- IBC needs patterning of the rear poly layers



→ Need for development of patterning methods
→ Exploring Patterning by selective, **single side, gas-phase etching**


MOTIVATION: gas-phase etch with ADE (Atmospheric Dry Etch)

- Thermal process using molecular Fluorine gas (F₂)
- Low temperature Chemical etching (NO PLASMA / IONS)
- In-line tool layout with continuous flow of wafers
- Atmospheric pressure process (no vacuum)

Global Warming Potential
(100 year GWP kg CO₂ eq)

F₂ 0

ADE
Granted International Patent






- Etch **rate** is the speed of the etching process for a material [nm/min]
- Etch **selectivity** is the ratio of etch rates between materials

$$S = E_x / E_{c-Si}$$


- Surface reaction
- Sensitive to surface state







Locally Induced selectivity

Mask










Localised Laser pre-conditioning

Lasered lines at various intensities

Before etch process

a-Si:H/SiOx/c-Si/SiOx/a-Si:H, localised laser processing
300 nm a-Si:H, 15 nm PECVD SiOx on M2 c-Si wafer



Localised Laser pre-conditioning

Surface after ADE process of the whole wafer:

Pre-conditioned lines



Areas without pre-con

25um


100um

1mm


a-Si:H left overs



Before etch




- Lasered poly areas etch faster
- Locally Induced selectivity



1 – Etch selectivity



- Thermal oxide etch rate 2000 times slower
- ➔ More “traditional” mask technic



OXIDATION:


- Dry oxidised @ 1100 °C → Oxide thickness of circa 120 nm

PHOTORESIST:

- Photoresist (S1818 G2) and soft baked @ 115 °C for 60 sec
- Exposed pattern (using a Polos uPrinter)
- Developed pattern (Microposit 351 developer)
- Hard baked PR @ 135 °C for 180 sec to create etch mask for the SiO₂


ETCHING

- Etch exposed SiO₂ back to the Si surface (10:1 BOE for 120 sec)
- Photoresist strip (Microposit SVC175 PR stripper)
- **ADE Gas-Phase etch of the exposed silicon**
- Remove remaining SiO₂ (HF etch)




100 p-type Semi wafers

1




PR pattern

2




BOE and PR stripped

3




After ADE etch

4



After ADE etch + SiO_x removal




Poly wafer



Quartz disc




→ Schemes with more elaborated shadow masks need to be explored



Poly wafer


Glass mask




Glass mask on top of wafer



- M2 wafer
- 80nm SiNx + 150nm a-Si:H
- Allows easy visual inspection




Deposition




- “shadow mask”
- Equal deposition on mask and substrate

Etching




- Negative version
- Selective etching of poly layer


- Cz wafers pre-cleaned in 5%HF solution
- Wafers are etched in an inline gas-phase etch tool (ADE100) at around 200 DegC
- <20s process time



Before




After etch





Opening: 750um



Glass: 250um




The better areas







Name: Bild_3544




Name: Bild_3537




Some defect area



Measured finger width (um)




Position on sample




→ Large enough relative variation

- Fine process tuning
- Understanding of “reach”
- Optimization of mask & uniformity
- Trials without etch stop under-layer



- High selectivity of ADE single-side gas-phase etch
- Enables several paths and **options for patterning** poly-silicon layers
- → masking
- → Locally induced selectivity
- Let's take advantage of it !





WaMTec



Synergy Centre

THANK YOU FOR YOUR ATTENTION...

TU DUBLIN, Tallaght Campus



Nines Photovoltaics

Supported by





InnoEnergy

www.innoenergy.com



**New wafer sizes
Time to upgrade !**



Shown with loaders